Datacom Systems D56 Especificaciones Pagina 69

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 108
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 68
Si5040
Rev. 1.3 69
Reset settings = 1111 1111
Reset settings = undefined
Register 47. RxtpTargetErr
BitD7D6D5D4D3D2D1D0
Name RxtpTargetErr[7:0]
Type R/W
Bit Name Function
7:0 RxtpTargetErr[7:0] Receiver Test Pattern Checker Target Error Count.
If the value in the RxtpChkErrCnt register (register 53) exceeds this target error
count, an interrupt will be generated. The value is represented as an 8-bit floating
point number.
Mantissa = bits[7:4]
Exponent = bits[3:0]
Error count = (Mantissa/16) x 16
Exponent
0000 0000 = 0 (decimal)
1111 1111 = (15/16) x 16
15
(decimal)
Note: This register value does not represent a target bit error rate (BER). Rather, it is a target
bit error count for the period defined by tpTimeBase[1:0].
Register 48. RxtpChkErrCnt (LSB of a 40-bit Register)
BitD7D6D5D4D3D2D1D0
Name RxtpChkErrCnt[7:0]
Type R
Bit Name Function
7:0 RxtpChkErrCnt[7:0] Receiver Test Pattern Checker Error Count.
When using a defined timebase, this register holds the error count from the last com-
pleted timebase. In the continuous timebase setting, the register holds the current
running error count. Reading the least significant byte (LSB) latches the upper bytes.
Vista de pagina 68
1 2 ... 64 65 66 67 68 69 70 71 72 73 74 ... 107 108

Comentarios a estos manuales

Sin comentarios